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Abstract 
 
This paper reports the first cryogenic characterization of 28nm Fully-Depleted-SOI 
CMOS technology. A comprehensive study of digital/analog performances and body-biasing 
from room to the liquid helium temperature is presented. Despite a cryogenic operation, 
effectiveness of body-biasing remains unchanged and provides an excellent VTH 
controllability. Low-temperature operation enables higher drive current and a largely 
reduced subthreshold swing (down to 7mV/dec). FDSOI can provide a valuable approach to 
cryogenic low-power electronics. Applications such as classical control hardware for 
quantum processors are envisioned. 
 
Introduction 
 
Since the early 2010’s, increasing attention has been paid to Si-based spin qubits for 
quantum computing [1-3]. Besides allowing for long spin coherence, largely enhanced by 
the use of isotopically enriched nuclear spin-free 28Si layers [3], Si qubits benefit from well-
established microelectronics fabrication techniques. This constitutes a clear asset in the 
prospect of large-scale qubit integration [4]. Recently, the implementation of Si spin qubit 
on a foundry-compatible CMOS SOI platform was demonstrated [5, 6], marking an 
important first step towards the realization of a Si-based quantum computer. In a quantum 
processor, qubits need to be individually addressed, i.e. initialized, manipulated, and 
measured. This large-scale parallelism seems hardly manageable without the use of co-
integrated, or at least proximal, classical hardware. Therefore, extending the operation of 
both digital and analog Si electronics to temperatures as low as 4 K (and below) appears as 
an urgent task to undertake in parallel with qubit development. At such low temperatures, 
however, detrimental effects on device operation have been observed due to dopant freeze-
out and charge trapping [7-8]. Nevertheless, the actual impact of these effects in advanced 
CMOS technology remains only barely explored [9]. Here, for the first time, we present a 
study of digital/analog performances and body-biasing of FDSOI down to 4K. We aim at 
assessing the potential of FDSOI for low-temperature electronics. FDSOI is an attractive 
solution since it can simultaneously deliver low-power electronics and a versatile technology 
framework for qubits development [4-6].  
 
FDSOI process features 
 
The FDSOI transistors are fabricated with a gate-first high-k metal gate. They are 
processed on 300mm (100) SOI wafers with a buried oxide thickness of 25nm [10]. The 
7nm-thick Si channel is undoped. The EOT is 1.55nm for NMOS (resp. 1.7nm for PMOS) 
for thin oxide (GO1) and 3.7nm for thick oxide (GO2) transistors. Regular VTH transistors 
are studied with PWELL (resp. NWELL) and additional P-type (resp. N-type) ground plane 
implantation for NMOS (resp. PMOS) devices. Fig.1 summarizes the main technology 
features and shows a cross-section of FDSOI transistor. 
 
Device digital performances down to 4K 
 
The carrier mobility (µEFF) vs inversion charge (NINV) is an important parameter to 
characterize the behavior of devices. NINV is obtained by integration of gate-channel (CG) 
capacitance shown in Fig.2 for different temperature (T). The T-dependence results in a shift 
in VTH but does not influence much the shape of CG. The electron and hole µEFF measured 
down to 4K are shown in Fig. 3.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.1. (a) Cross-section, (b) key ground rules, technology features and (c) TEM of FDSOI transistor. 
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Fig.2. Gate-channel capacitance versus 
VGS for different T (LG=W=2µm, 
VBACK=0V). 
 
Fig.3. Electron and hole µEFF versus NINV for 4K≤T≤300K 
(LG=W=2µm, VBACK=0V). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Since phonon mobility is sufficiently weak and can be neglected at such low temperature, 
the carrier mobility is enhanced as temperature decreases (Fig.4). It can also be noted that 
thick gate oxide (GO2) weakens remote Coulomb and soft-optical phonon scattering. It 
therefore leads to an improved carrier mobility [11,12]. Typical transfer characteristics of 
GO2 transistors are plotted in Fig.5 (NMOS) and Fig.6 (PMOS). The increase of |VTH| as 
the temperature is reduced is accompanied by a significant improvement of current for a 
given overdrive gate voltage (|VGS-VTH|=0.5V). At 4K, a subthreshold swing SSLIN of only 
7mV/dev is achieved in the linear regime (Fig.7). Even at high drain voltage (VDS=0.9V), 
the evolution of subthreshold swing versus T remains the same (see inset of Fig.7). At the 
same time, the linear current IODLIN of NMOS GO2 is enhanced by a factor ×6.2 (Fig.8). By 
comparison with 300K, the substantial increase of devices performance at low-temperature 
is summarized in Fig.9. The saturation current IODSAT (|VGS-VTH|=0.5V and VDS=0.9V) 
increases due to higher mobility while the subthreshold swing SSSAT remains very low. GO1 
transistors (N/PMOS) show a higher saturation current than GO2 transistors due to a lower 
EOT. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.4. µEFF,MAX versus T. LG=W=2µm for GO2 and 
LG=W=1µm for GO1. VBACK=0V 
 
Fig.5. IDS(VGS) for different T (LG=W=2µm, 
VDS=50mV, VBACK=0V). 
 
Fig.6. IDS(VGS) for different T (LG=W=2µm, 
VDS=50mV, VBACK=0V). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Back bias efficiency down to 4K 
 
The use of back biasing (BB) is a key factor in optimizing performances and power 
consumption. Therefore, maintaining its efficiency at very low temperatures is crucial. In 
addition, back-biasing can provide a useful control tool for qubits, enabling fast readout 
circuitry and a tunable coupling between neighboring quantum dots [4,6]. The VTH 
controllability offered by the back-gate at 4K is shown in Fig.10. Compared to 300K, the 
BB factor (g=DVTH/DVBACK) for N and PMOS remains unchanged (Fig.11). It means that the 
device behavior is not altered by freeze-out phenomena who are likely to play an important 
role at low-temperature [8,9].  
 
 
Fig.7. SSLIN versus T (LG=W=2µm for GO2 and 
LG=W=1µm for GO1). 
 
 
Fig.8. IODLIN versus T (LG=W=2µm for GO2 and 
LG=W=1µm for GO1). VBACK=0V. 
 
Fig.9. IODSAT versus SSSAT for different T (LG=W=2µm for 
GO2 and LG=W=1µm for GO1). VBACK=0V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
At short gate length (LG=28nm), the device performance (Fig.12) studied on NMOS 
GO1 transistors leads to a similar conclusion. The subthreshold swing is strongly reduced 
with T independently of the active layer width W (Fig.13). Fig14 shows that at 28nm gate 
length, the linear current (|VGS-VTH|=0.5V) is significantly improved (+62% at 4K). The 
effect of BB measured at 4K is identical to the 300K one (Fig.15). In case of PMOS GO1, 
low-temperature combined with a short LG lead to a modification of subthreshold behavior: 
oscillations occur at low VDS (Fig.16). They are most likely induced by the presence of 
dopants diffused from S/D into the channel [13]. However, these oscillations are strongly 
suppressed at high VDS (Fig.17). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.10. IDS(VGS) for different VBACK 
(LG=W=2µm,VDS=50mV, T=4.3K). 
 
Fig.11. VTH,NORM versus VBACK (GO1/GO2 
devices, VDS=50mV). 
 
 
Fig.12. IDS(VGS) for different T (VDS=50mV, 
VBACK=0V, LG=28nm, W=80nm). 
 
 
Fig.13. SSLIN versus T for NMOS with various W 
(LG=28nm, VDS=50mV, VBACK=0V). SSSAT(T) is in inset. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Device analog performance down to 4K 
 
Device analog performance is also assessed down to 4K through the key parameters 
such as the transconductance GM, the output conductance GD and the intrinsic gain AV0= 
GM/GD. The figure of merit GM/IDS vs IDS×L/W for NMOS (resp. PMOS) GO1 is reported in 
Fig.18 (resp. Fig.19). GM/IDS being inversely proportional to the subthreshold swing (in weak 
inversion) and proportional to µEFF (in strong inversion) the [GM/IDS vs IDS] metric at 4K is 
strongly improved. GM/W vs intrinsic voltage gain (AV0) is shown in Fig.20. Low-
temperature and back-biasing significantly improve the transconductance GM (due to 
increased µEFF) and the intrinsic gain AV0 (due to reduced GD).   
 
 
 
 
 
Fig.14. IODLIN versus T for different W 
(LG=28nm, VDS=50mV, VBACK=0V). 
 
Fig.15. IDS(VGS) for different VBACK 
(LG=28nm, VDS=50mV, T=4K). The effect 
of BB is shown in the inset. 
 
Fig.16. IDS(VGS) for different T (VBACK=0V, 
LG=28nm and W=80nm). 
 
 
Fig.17. IDS(VGS) for different T (VBACK=0V, 
LG=28nm and W=80nm). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Conclusions 
 
For the first time, the operation of 28nm Fully-Depleted-SOI CMOS technology was 
successfully demonstrated down to 4K. We have shown that a reduced temperature operation 
largely improves CMOS device performance. Additionally, under a DC operation, the ability 
to adjust VTH through back-biasing remains unchanged at 4K. This unique capability could 
be particularly helpful in the development of fast power-efficient peripheral circuitry 
(multiplexing, control and readout of qubits) and allows increased flexibility in the design 
of a scalable classical-quantum interface. 
 
 
 
Fig.18. GM/IDS vs IDS×LG/W for different 
VBACK, T. NMOS GO1 device with LG=28nm 
and W=80nm. 
 
Fig.19. GM/IDS vs IDS×LG/W for different 
VBACK, T. PMOS GO1 device with LG=28nm 
and W=80nm. 
 
Fig.20. GM/W vs AV0 for different T, W, LG and 
VBACK. N/PMOS GO1 device. 
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